Page 161

Contents | 161 of 167

Download PDF | | Reference URL | Gallery View | Parent Record

Publication Type	Technical report
School or College	College of Engineering
Department	Computing, School of
Creator	Carter, Tony Marvin
Title	ASSASSIN: an assembly, specification and analysis system for speed-independent control-unit design in integrated circuits using path-programmable logic (PPL)
Date	1982-06
Description	Abstract: Numerous efforts have been made to automatically implement the control-units and datapaths of synchronous systems in integrated circuits. Speed-independent systems have not yet been extensively explored in the context of the integrated circuit. Presented in this thesis is a software system--ASSASSIN: an Assembly, Specification and Analysis System for Speed-Independent Control-Unit Design--which aids the systems designer in specification, simulation and implementation. PSL (Portable Standard LISP) is used as the implementation language for ASSASSIN. It is shown that the implementation of speed-independent control-units implemented using well-known techniques is feasible and shows that PPL is indeed amenable to CAD tool development. It also demonstrates the power and appropriateness of a PSL based environment for VLSI design.
Type	Text
Publisher	University of Utah
Subject	path-programmable logic; integrated circuits; Portable standard LISP; VLSI design
Subject LCSH	Integrated circuits--Research; Integrated circuits--Computer-aided design
Language	eng
Series	University of Utah Computer Science Technical Report
Relation is Part of	ARPANET
Format Medium	application/pdf
Format Extent	223,355,153 bytes
File Name	Carter-Assasin_A_CAD_System.pdf
Conversion Specifications	Original scanned with Kirtas 2400 and saved as 400 ppi uncompressed TIFF. PDF generated by LIMB™ for CONTENTdm display
ARK	ark:/87278/s6v14r1p
Setname	ir_computersa
ID	106839
Reference URL	https://collections.lib.utah.edu/ark:/87278/s6v14r1p

Page Metadata

Title	Page 161
Setname	ir_computersa
ID	106832
OCR Text	Show 14ts 209-219, IDA Log. No. HQ 81-23646 23. G. B. Goates; H •.M. Waldron III; S. S. Pat1l; K. F. Smith; and J. A. Tatman, "Storage/Logic Arrays for VHSIC," Proceedings 􁪽􋵓 Semi-Custom· Integated Circuit 'I'echnologJ; Symposium, Institute for Defense Analysis, Science ana Techno.logy Division, May 1981, pp. 191-207, IDA Log No. HQ H1-23b46 24. D. L. Greer, "An Associative Logic Matrix," IEEE Journal of Solid-State Circuits, Vol. SC-l1, No.5, October 1976, pp. 679-09-'.-- 25. D. L. Greer, "Orthogonally Interconnected Array Technology Development," Proceedings of the Semi-Custom Integrated Circuit Technology SY;lBposium, Institute for Det-ense Analysis, Science and Technology Division, May '9􁪽􋴱1, pp. 117-190,. IDA Log. No. HQ B1-236􁪽􋴶6 26. D. E. Greetham and R. E. Thun, "Gate Arrays and Cell-Library Based Custom Logic Chips in Actual System Applications," Pr()ceedings of the Semi-Custom Integrated Circuit Technology Symposium, Institute for Defense Analysis, SCience and Technology Division, May 1981, pp. 5-18, IDA Log. No. HQ 1j1-236􁪽􋴰0 27. M. L. Griss, "A Portable Implementation oT Standard LISP," Utah Symbolic Computation Group Opnote No. 47, University of Utah, August 19BO. 28. M. L. Griss and B. Morrison, "The Portable Standard LISP Users Manual," Utah Symbolic Computation Grou􁪽􋴬,. TR-10, University of .Utah, March 19B1. 29. M. L. Griss, "A Portable Standard LISP Programming Environment," Utah Symbolic Computation Group, Operating Note 53, University of Utah, March 19B1.· 30. M. L. Griss, "Portable Standard LISP Progress Report," Utah Symbolic Computation Group, Operating Note 57, University of Utah, October 191j1. 31. M. L. Griss, "Portable Standard LISP: A Brief Overview," Utah SymboliC Computation Group, Operating Note 5B, University of Utah, October 19B1. 32. G. D. Hachtel; A. L. Sangiovanni-Vincentelli; and A. R. Newton, "Some Results in Optimal PLA Folding," Proceedings of the 19BO IEEE Conference 􁪽􋵃 Circuits and Computers, IEEE, October-1geO, pp. 10􁪽􋴳3-1027. 33. L. J. Hafer and A. C. Parker, "Automated SyntheSis of Digital Hardware," IEEE Transactions on Computers, Vol. C-31, No.2, February 19􁪽􋴲2, pp. 93-109.
Reference URL	https://collections.lib.utah.edu/ark:/87278/s6v14r1p/106832