| OCR Text |
Show 10b 7.2.1I The Simulator If the mode option is added to SICUDL, the simulator must be made fully logical. and asynchronous rather than functional and speed-independent. There should also be a provision made for 'controlling the simulation via a file which would specify both sequence and timing of inut arrival, correlated with machine state. Another possible and useful function of the simulator would be to automatically generate an input test sequence (possibly minimal) which would exercise every transition, condition, and output present in the compiled machine. Such a capability would make the testing of control-units generated by ASSASSIN much simpler than testing most other types of control-units. - 7.2.5 The Compiler Currently the compiler does not implement timed transitions. If enough information about the PPL cell set and the process could De' embedded in the database containing the cell set, timed transitions could oe automatically generated by the compiler. A study would have to be done of the various methods of implementing timed transitions. Some possibilities are inverter chains and clocked soift-registers acting as a token shifting delay line. Compilation should be possible to a variety of PPL cell sets in different· technologies. The major obstacle to this is defining the fields of a database required to make the code generator portion of the compiler as circuit technology and PPL implementation independent |
