| OCR Text |
Show APPENDIX C SPEED-INDEPENDENT PPL CELL SET • The first section details some PPL programming design rules. The second section is a copy of the Speed-Independent PPL Library :file used by the ASSASSIN Compiler. This library file illustrates the type of database and database fields needed for representation of PPL cell Included are schematics, composites, Computervision graphical sets. The last section is a document which details the construction and function of each cell in the Speed-Independent PPL Cell Set. representations, and SLATE character representations. C.1 PPL Programming Design Rules Given the above description of the complete PPL Cel1 Set (comprising both the Standard Synchronous and Speed-Independent Cell Sets), the following design rules must ce followed in designing and completing any PPL program: 1. Placement restrictions for cells may NEVER be violated, 2. Phi 1 and Phi2 clock lines may never be run through CPT, RPT1 or RPT2, 3. The final PPL program must be composed such that the placement of the VBUSS, GBUSS, LCAP and RCAP cells does not violate their placement restrictions, . Every wire in each column segment must contain exactly one column load (CP1*, CP2* or CP3*) except in the case where |
