| OCR Text |
Show v 0 . 0 L - 1 0 0 . 0 M T. L - 200 . 0H I N - 300.0M - 'IOO . OM v 0 L T L I N v 0 L T L I N FULL CHIP SIMU LATION 77 SDH CH IP l . TR O VC OUT 5 • SDMCHIPl .T RO VCOUT6 • SDHCHIPl.TRO VCOUT7 • e -~ ~ ::~:: ~..~.... .. .. ) ......... ~- -~~-~-~--~-]! ............) . ........... ~: ............. j ... .... .. ... ~:: l'r----~~~l5.n ~TRO T - 2 0 0 • 0 M ; .... .. . . . .. . t .... -. . . . . .. -~-. . . . . . . . . . . . ; -...... .. .. ... f . . . . . . . . . . . . ·!· . . . . ...... .. ; . . . . . . . . . . . . ; L ~ ::::::: ~, : ·,,,ri~~,;~~., T, , , , ;(''''''1'[,,,~~~,~~ ,lllllJ,,(,(j ''-~ 50.0N lOO . ON 150 . 0N 200 . 0N 250 . 0N 300 . 0N 0 . TIHE CLINJ 350 . 0N Figure 6.16. Hspice Simulation of Full Chip - Final Output (OUT8-0 UT5) |