Publication Type |
Journal Article |
School or College |
College of Engineering |
Department |
Electrical & Computer Engineering |
Creator |
Myers, Chris J. |
Other Author |
Beerel, Peter A.; Meng, Teresa H.-Y. |
Title |
Technology mapping of timed circuits |
Date |
1995 |
Description |
Abstract This paper presents an automated procedure for the technology mapping of timed circuits to practical gate libraries. Timed circuits are a class of asynchronous circuits that incorporate explicit timing information in the specification which is used throughout the design process to optimize the implementation. Our procedure begins with a timed specification and a delay-annotated gate library description which must include 2-input AND gates, OR gates, and C-elements, but optionally can include higher-fanin gates, AND-OR-INVERT blocks, and generalized C-elements. Our procedure first generates a technology-independent timed circuit netlist composed of possibly high-fanin AND gates, OR gates, and 2-input Celements. The procedure then investigates simultaneous decompositions of all high-fanin gates by adding state variables to the the specfication and performing resyn-thesis. Although multiple decompositions are explored, timing information is utilized to significantly reduce their number. Once all gates are sufficiently decomposed, the netlist can be mapped to the given gate library, taking advantage of any compact complex gates available. The decomposition and resyn-thesis steps have been fully automated within the synthesis tool ATACS and we present results for several examples. |
Type |
Text |
Publisher |
Institute of Electrical and Electronics Engineers (IEEE) |
First Page |
138 |
Last Page |
147 |
Language |
eng |
Bibliographic Citation |
Myters, C. J., Beerel, P. A., & Meng, T. H.-Y. (1995). Technology mapping of timed circuits. Working Conference on Asynchronous Design Methodologies, 138-47. June. |
Rights Management |
(c) 1995 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. |
Format Medium |
application/pdf |
Format Extent |
864,952 bytes |
Identifier |
ir-main,15054 |
ARK |
ark:/87278/s6183r35 |
Setname |
ir_uspace |
ID |
706595 |
Reference URL |
https://collections.lib.utah.edu/ark:/87278/s6183r35 |