UScholar Works
 
Filters: Collection: "ir_uspace"
101 - 125 of 408
Number of results to display per page
CreatorTitleDescriptionSubjectDate
101 Riloff, Ellen M.Recognizing and organizing opinions expressed in the world pressTomorrow's question answering systems will need to have the ability to process information about beliefs, opinions, and evaluations-the perspective of an agent. Answers to many simple factual questions-even yes/no questions-are affected by the perspective of the information source. For example...Opinions; Opinion recognition; World press; MPQA project; Multiple perspectives2003
102 Stevens, KennethA single chip low power asynchronous implementation of an FFT algorithm for space applicationsA fully asynchronous _x000C_fixed point FFT processor is introduced for low power space applications. The architecture is based on an algorithm developed by Suter and Stevens specifi_x000C_cally for a low power implementation. The novelty of this architecture lies in its high localization of compo...1998
103 Hughes, Kelly T.ATPase-Independent Type-III Protein Secretion in Salmonella entericaType-III protein secretion systems are utilized by gram-negative pathogens to secrete building blocks of the bacterial flagellum, virulence effectors from the cytoplasm into host cells, and structural subunits of the needle complex. The flagellar type-III secretion apparatus utilizes both the energy...2014-01-01
104 Myers, Chris J.; Stevens, KennethAn asynchronous instruction length decoderAbstract-This paper describes an investigation of potential advantages and pitfalls of applying an asynchronous design methodology to an advanced microprocessor architecture. A prototype complex instruction set length decoding and steering unit was implemented using self-timed circuits. [The Revolvi...2001
105 Stevens, Kenneth; Myers, Chris J.An asynchronous instruction length decoderThis paper describes an investigation of potential advantages and pitfalls of applying an asynchronous design methodology to an advanced microprocessor architecture. A prototype complex instruction set length decoding and steering unit was implemented using self-timed circuits. [The Revolving Async...2001
106 Balasubramonian, RajeevDynamically tuning processor resources with adaptive processingUsing adaptive processing to dynamically tune major microprocessor resources, developers can achieve greater energy efficiency with reasonable hardware and software overhead while avoiding undue performance loss.Adaptive processing; Energy efficiency; DRI-cache2003-12
107 Khan, Faisal HabibReliability analysis and performance degradation of a boost converterIn general, power converters are operated in closed-loop systems, and any characteristic variations in one component will simultaneously alter the operating point of other components, resulting in a shift in overall reliability profile. This interdependence makes the reliability of a converter a com...2014-01-01
108 Miller, Jan D.; Lin, Chen-LuhOn-line washability analysis for the control of coarse coal cleaning circuitsIn view of the success of recent laboratory studies using X-ray computed tomography (CT) to determine coal washability and with the availability of high-speed CT systems, it now seems possible to design an on-stream washability system for the control of coarse coal-cleaning circuits. Design features...On-stream washability; CT analyzer; Coal washability1995
109 Khan, Faisal HabibEfficiency characterization and impedance modeling of a multilevel switched-capacitor converter using pulse dropping switching schemeApulse dropping switching technique (PDT) has been presented in this paper to accomplish variable conversion ratio (CR) in a multilevel modular capacitor-clamped dc-dc converter in the step-up conversion mode. The switching pattern is generated by comparing a triangular wave with a rectangular wave,...2014-01-01
110 Gopalakrishnan, GaneshHigh level optimizations in compiling process descriptions to asynchronous circuitsAsynchronous/'Self-Timed designs are beginning to attract attention as promising means of dealing with the complexity of modern VLSI technology. In this paper, we present our views on why asynchronous systems matter. We then present details of our high level synthesis tool SHILPA that can automatic...Self-timed; VLSI1992
111 Myers, Chris J.Efficient exact two-level hazard-free logic minimizationAbstract This paper presents a new approach to two-level hazard-free sum-of-products logic minimization. No currently available minimizers for single-output literal-exact two-level hazard-free logic minimization can handle large circuits without synthesis times ranging up over thousands of seconds....2001
112 Myers, Chris J.CMOS analog map decoder for (8,4) hamming codeAbstract-Design and test results for a fully integrated translinear tail-biting MAP error-control decoder are presented. Decoder designs have been reported for various applications which make use of analog computation, mostly for Viterbi-style decoders. MAP decoders are more complex, and are necess...2004
113 Bergerson, Amy A.Gender disparity in engineering: results and analysis from school counselors survey and national vignetteIn an earlier paper by our group [1] we presented statistical analysis based on 30 years of ACT data illustrating gender disparity in engineering majors and career choices. Obtained results also revealed the presence of a large number of students who are interested in engineering but who may not be ...2012-01-01
114 Stevens, KennethEnergy and performance models for synchronous and asynchronous communicationCommunication costs, which have the potential to throttle design performance as scaling continues, are mathematically modeled and compared for various pipeline methodologies. First-order models are created for common pipeline protocols, including clocked flopped, clocked time-borrowing latch, async...2010
115 Harrison, Reid R.Low-power FM transmitter for use in neural recording applicationsWe present a low power FM transmitter for use in neural recording telemetry. The transmitter consists of a low noise biopotential amplifier and a voltage controlled oscillator used to transmit the amplified neural signals at a frequency of 433 MHz. The circuit is powered through a transcutaneous,...RF telemetry; Transmitter; Neural recording; Low power circuits; Multielectrode arrays; Voltage controlled oscillator (VCO)2004-01-01
116 Harrison, Reid R.Silicon implementation of the fly's optomotor control systemFlies are capable of stabilizing their body during free flight by using visual motion information to estimate self-rotation. We have built a hardware model of this optomotor control system in a standard CMOS VLSI process. The result is a small, low-power chip that receives input directly from the r...Optomotor control system; photoreceptors; Insect visual system; Motion detector; CMOS transistor2000-01-01
117 Smith, Kent F.A fast parallel squarer based on divide-and-conquerFast and small squarers are needed in many applications such as image compression. A new family of high performance parallel squarers based on the divide-and-conquer method is reported. Our main result was realizing the basis cases of the divide-and-conquer recursion by using optimized n-bit primiti...Squarer; Parallel squarers; Divide-and-conquer; MOPS; CMOS1995
118 Harrison, Reid R.CMOS imager with on-chip temporal filtering for motion pre-processingRobust motion detection algorithms such as the motion energy model require temporal filtering at the pixel level. We have designed and tested a CMOS imager with integrated, pixel-level temporal filtering necessary for motion detection. This temporal filtering enhances transients and provides a ...2002-01-01
119 Ailion, David CharlesLow cost integrated circuit versatile pulse and frequency counterIn this paper we describe a compact multipurpose counter whose design is based on the use of plastic integrated circuits. The circuit contains about $90 worth of semiconductor components and is very easy to wire; nevertheless, it is extremely versatile. It consists of dual 107 and 106 counters which...Integrated circuits; Counters; Physics instruments1969
120 Tiwari, AshutoshTb2O3 thin films: An alternative candidate for high-k dielectric applicationsWe are reporting the growth and structural, optical, and dielectric properties of Tb2O3, a relatively unexplored high-k dielectric material. A pulsed-laser deposition technique was used to grow Tb2O3 thin-films on four different substrates: Si(100), SrTiO3(100), LaAlO3(100), and MgO(100). High resol...2014-01-01
121 Planelles, VicenteMethod for obtaining an enriched population of sirna-expressing cellsProblems with transience of siRNA-mediated knock-down and transfection efficiency have limited the scope of RNAi-based experiments. The invention provides a tool for employing RNAi more efficiently and effectively by integrating RNAi expression with methods of cell enrichment.2010
122 Myers, Chris J.Synthesis of timed asynchronous circuitsIn this paper we present a systematic procedure to synthesize timed asynchronous circuits using timing constraints dictated by system integration, thereby facilitating natural interaction between synchronous and asynchronous circuits. In addition, our timed circuits also tend to be more &dent, in b...1993
123 Myers, Chris J.Synthesis of timed asynchronous circuitsAbstract-In this paper we present a systematic procedure to synthesize timed asynchronous circuits using timing constraints dictated by system integration, thereby facilitating natural interaction between synchronous and asynchronous circuits. In addition, our timed circuits also tend to be more & d...1993
124 Stevens, KennethSymbolic verification of timed asynchronous hardware protocolsCorrect interaction of asynchronous protocols re- quires verification. Timed asynchronous protocols add another layer of complexity to the verification challenge. A methodology and automated tool flow have been developed for verifying systems of timed asynchronous circuits through compositional mode...2013-01-01
125 Myers, Chris J.Direct synthesis of timed asynchronous circuitsThis paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. The synthesis procedure begins with a deterministic graph specification with timing constraints. A timing analysis extracts the timed concurrency and timed cau...1999
101 - 125 of 408