|
|
Creator | Title | Description | Subject | Date |
| 26 |
 |
Brunvand, Erik L. | A comparison of modular self-timed design styles | State-machine sequencing methods in modular 2-phase and 4-phase asynchronous handshake control are compared. Design styles are discussed, and the sequencers are tested against each other using a medium-scale minicomputer test design implemented in FPGAs. Seven 4-phase sequencers are tested. In these... | Self-timed; State-machine sequencing; Asynchronous handshake control | 1995 |
| 27 |
 |
Zhang, Lixin | A comparison of online superpage promotion mechanisms | The amount of data that a typical translation lookaside buffer (TLB) can map has not kept pace with the growth in cache sizes and application footprints. As a result, the cost of handling TLB misses limits the performance of an increasing number of applications. The use of superpages, multiple adjac... | Superpages; Translation lookaside buffer; TLB | 1999 |
| 28 |
 |
Brunvand, Erik L. | A correctness criterion for asynchronous circuit validation and optimization | In order to reason about the correctness of asynchronous circuit implementations and specifications, Dill has developed a variant of trace theory [1]. Trace theory describes the behavior of an asynchronous circuit by representing its possible executions as strings called "traces" A useful relatio... | Asynchronous circuits; Circuit optimizations; Formal verification of hardware; Trace theory; Asynchronous circuit validation | 1992 |
| 29 |
 |
Henderson, Thomas C. | A control paradigm for general purpose manipulation systems | Mechanical end effectors capable of dextrous manipulation are now a reality. Solutions to the high level control issues, however, have so far proved difficult to formulate. We propose a methodology for control which produces the functionality required for a general purpose manipulation system. It is... | Manipulation systems | 1987 |
| 30 |
 |
Gopalakrishnan, Ganesh | A correctness criterion for asynchronous circuit validation and optimization | We propose a new relation C. called strong conformance in the context of Dill's trace theory, and define B Q A to be true exactly when B conforms to A and the success set of B contains the success set of A. When B C. A, module B operated in module A's maximal environment AM (i.e. B || AM) exhibits a... | Validation; Optimization | 1992 |
| 31 |
 |
Brunvand, Erik L.; Smith, Kent F. | A comparison of self-timed design using FPGA, CMOS, and GaAs technologies | Asynchronous or self-timed systems that do not rely on U global clock to keep system components synchronized can offer significant advantages over traditional clocked circuits in a variety of applications. One advantage is that because of the separation of timing, from, functionality in these sys... | | 1992 |
