UScholar Works
 
Filters: Department: "Computing, School of" Collection: "ir_uspace"
376 - 400 of 957
Number of results to display per page
CreatorTitleDescriptionSubjectDate
376 Hansen, Charles D.Massively parallel visualization: parallel renderingThis paper presents rendering algorithms, developed for massively parallel processors (MPPs), for polygonal, spheres, and volumetric data. The polygon algorithm uses a data parallel approach whereas the sphere and volume renderer use a MIMD approach. Implementations for these algorithms are presente...Parallel visualization; Parallel rendering; Massively parallel processors1995
377 Hibler, Michael J.Separating presentation from interface in RPC and IDLsIn RPC-based communication, we term the interface the set of remote procedures and the types of their arguments; the presentation is the way these procedures and types are mapped to the target language environment in a particular client or server, including semantic requirements. For example, pres...RPC-based communication; IDL; Presentation; Interface1995
378 Stoller, Leigh B.PPE interface and functional specificationThis document describes the interface and functional specification of a Protocol Processing Engine (PPE) for workstation clusters. The PPE is intended to provide the support necessary to implement low latency protocols requiring only low resource (cpu and bus bandwidth) consumption.Protocol Processing Engine; PPE; Workstation clusters1995
379 Brunvand, Erik L.A partial scan methodology for testing self-timed circuitsThis paper presents a partial scan method for testing control sections of macromodule based self-timed circuits for stuck-at faults. In comparison with other proposed test methods for self-timed circuits, this technique offers better fault coverage than methods using self-checking techniques, and ...1995
380 Brunvand, Erik L.Precise exception handling for a self-timed processorSelf-timed systems structured as multiple concurrent processes and communicating through self-timed queues are a convenient way to implement decoupled computer architectures. Machines of this type can exploit instruction level parallelism in a natural way, and can be easily modified and extended...1995
381 Henderson, Thomas C.Evolutionary teleomorphologyThe physical layout of organs and neural structures in biological systems is important to their functioning, and is the result of evolutionary selection forces. We believe this is true even at the individual neuron level, and should be accounted for in any bio-based approach. In particular, when tr...Evolutionary teleomorphology; Bio-based approach; Physical layout problem; PLP; Neurons; Nodes1995
382 Lindstrom, Gary E.Layered, server-based support for Object-Oriented application developmentThis paper advocates the idea that the physical modularity (file structure) of application components supported by conventional OS environments can be elevated to the level of logical modularity, which in turn can directly support application development in an object-oriented manner. We demonstrate ...Object-Oriented application development1995
383 Richardson, William F.Fred: an architecture for a self-timed decoupled computerDecoupled computer architectures provide an effective means of exploiting instruction level parallelism. Self-timed micropipeline systems are inherently decoupled due to the elastic nature of the basic FIFO structure, and may be ideally suited for constructing decoupled computer architectures. Fred ...Decoupled computer; Fred1995
384 Sobh, Tarek M.Sensor-based distributed control scheme for mobile robotsIn this paper we present a sensor-based distributed control scheme for mobile robots. This scheme combines centralized and decentralized control strategies. A server-client model is used to implement this scheme where the server is a process that caries out the commands to be executed, and each clie...Sensor-based; Distributed control scheme1995
385 Brunvand, Erik L.Testing self-timed circuits using partial scanThis paper presents a partial scan method for testing both the control and data path parts of macromodule based self-timed circuits for stuck-at faults. Compared with other proposed test methods for testing control paths in self-timed circuits, this technique offers better fault coverage under a st...1995
386 Carter, John B.; Davis, Al; Kuramkote, Ravindra; Stoller, Leigh B.Avalanche: A communication and memory architecture for scalable parallel computingAs the gap between processor and memory speeds widens?? system designers will inevitably incorpo rate increasingly deep memory hierarchies to maintain the balance between processor and memory system performance At the same time?? most communication subsystems are permitted access only to main m...Avalanche; Communication architecture; Memory architecture1995
387 Hibler, Michael J.Using annotated interface definitions to optimize RPCIn RPC-based communication, it is useful to distinguish the RPC interface, which is the "network contract" between the client and the server, from the presentation, which is the "programmer's contract" between the RPC stubs and the code that calls or is called by them. Presentation is usually a fixe...annotated interface definitions; RPC-based communication1995
388 Hansen, Charles D.Binary-swap and shear-warp volume renderer on the T3DLarge parallel machines give today's scientists the ability to compute very large simulations which may generate equally large data. Not only does having visualization tools on the parallel system allow the scientist to take advantage of the large memory to visualize the data, the processing power a...Volume rendering; Binary-swap1995
389 Richardson, William F.The Fred VHDL ModelThis is the companion document to my dissertation. It contains 47 pages of schematics, and 163 pages of VHDL code. It is pretty meaningless without the dissertation, and it only exists because I felt that I should archive this information somewhere.1995
390 Hansen, Charles D.Binary-swap volumetric rendering on the T3DThis paper presents a data distributed parallel raytraced volume rendering algorithm and its implementation on the CRI T3D. This algorithm distributes the data and the computational load to individual processing units to achieve fast and high-quality rendering of high-resolution data. The volume dat...Volume rendering; Binary-swap; Ray tracing; Parallel rendering1995
391 Gopalakrishnan, GaneshExplicit-enumeration based verification made memory-efficientWe investigate techniques for reducing the memory requirements of a model checking tool employing explicit enumeration. Two techniques are studied in depth: (1) exploiting symmetries in the model, and (2) exploiting sequential regions in the model. The first technique resulted in a significant reduc...Verification; Model checking tool; Memory-efficient1995
392 Hansen, Charles D.Cost-effective data-parallel load balancingLoad balancing algorithms improve a program's performance on unbalanced datasets, but can degrade performance on balanced datasets, because unnecessary load redistributions occur. This paper presents a cost-effective data-parallel load balancing algorithm which performs load redistributions only...Load balancing1995
393 Gopalakrishnan, GaneshTiming constraints for high speed counterflow-clocked pipeliningWith the escalation of clock frequencies and the increasing ratio of wire- to gate-delays, clock skew is a major problem to be overcome in tomorrow's high-speed VLSI chips. Also, with an increasing number of stages switching simultaneously comes the problem of higher peak power consumption. In our ...Timing constraints; clock frequencies; clock skew; high-speed; VLSI chips; counterflow-clocked pipelining1995
394 Carter, John B.Avalanche: A communication and memory architecture for scalable parallel computingAs the gap between processor and memory speeds widens, system designers will inevitably incorporate increasingly deep memory hierarchies to maintain the balance between processor and memory system performance. At the same time, most communication subsystems are permitted access only to main memory ...Avalanche; Computer memory; Memory architecture1995
395 Lindstrom, Gary E.Object-oriented programming in scheme with first-class modules and operator-based inheritanceWe characterize object-oriented programming as structuring and manipulating a uniform space of first-class values representing modules, a distillation of the notion of classes. Operators over modules individually achieve effects such as encapsulation, sharing, and static binding. A variety of idioms...First-class modules; Operator-based inheritance1995
396 Weinstein, DavidHierarchical data structures for interactive volume visualizationIn order to interactively investigate large-scale 3D data sets, we propose an improved hierarchical data structure for structured grids and an original hierarchical d a t a structure for unstructured grids. These multi-tiered implementations allow the user to interactively control both the local and...Hierarchical data structures; Volume visualization; 3D data sets1995
397 Orr, Douglas B.Program specialization using the OMOS systemAbstraction and modularity provide many software engineering benefits. Hiding details of module internals can, however, prevent system implementors from being able to provide anything but a highly general implementation of a given module. We describe OMOS, a programmable linker/loader and system s...OMOS system; Program specialization; Modularity; Linker/loader; Modules1995
398 Stoller, Leigh B.Direct deposit: a basic user-level protocol for carpet clusters?This note describes the Direct Deposit Protocol (DDP), a simple protocol for multicomputing on a carpet cluster. This protocol is an example of a user-level protocol to be layered on top of the low-level, sender-based protocols for the Protocol Processing Engine. The protocol will be described in te...Direct Deposit Protocol; DDP; Carpet clusters; Multicomputing; User-level protocol1995
399 Brunvand, Erik L.Low latency self-timed flow-through FIFOsSelf-timed flow-through FIFOs are constructed easily using only a single C-element as control for each stage of the FIFO. Throughput can be very high in this type of FIFO as the communication required to send new data to the FIFO is local to only the first element of the FIFO. Circuit density can ...1995
400 Sobh, Tarek M.A survey on sensor classifications for industrial applicationsThe importance of sensors in industrial applications is a result of the introduction of many robotics, automation, and intelligent control techniques into factory floors. Research and improvements need to be continuously performed to meet the challenges in automation and manufacturing applications i...Sensor classifications; Industrial applications; Sensors1995
376 - 400 of 957