Title | Description | Subject | Date | ||
---|---|---|---|---|---|
101 | ![]() | Page 7 | |||
102 | ![]() | Page 85 | |||
103 | ![]() | Page 161 | |||
104 | ![]() | Page 31 | |||
105 | ![]() | Page 32 | |||
106 | ![]() | Page 45 | |||
107 | ![]() | Page 79 | |||
108 | ![]() | Page 80 | |||
109 | ![]() | Page 145 | |||
110 | ![]() | Page 167 | |||
111 | ![]() | Page 234 | |||
112 | ![]() | Page 5 | |||
113 | ![]() | Page 7 | |||
114 | ![]() | Page 8 | |||
115 | ![]() | Page 132 | |||
116 | ![]() | Page 289 | |||
117 | ![]() | Page 68 | |||
118 | ![]() | Page 6 | |||
119 | ![]() | Page 1 | |||
120 | ![]() | Page 12 | |||
121 | ![]() | Synthesis, Verification and Optimization of Systolic Arrays | Systolic arrays are a class of parallel architectures consisting of regular interconnections of a very large number of simple processors, each one operating on a small part of the problem. They are typically designed to be used as back-end. special-purpose devices for computation-intensive processin... | computer architecture; systolic array; VLSI | 1986-12 |
122 | ![]() | Page 43 | |||
123 | ![]() | Page 57 | |||
124 | ![]() | Page 131 | |||
125 | ![]() | Page 211 |