Home
Browse
Ask Us
Chat
Harmful Language Statement
Log in
Institutional Repository
Advanced Search
Year
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
TO
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
Type
Text
438
Format
application/pdf
438
Collection
Computer Science Archive
1
Honors Theses Closed Archive
2
Honors Theses Open Access
9
Theses & Dissertations
158
UScholar Works
268
Filters:
School Or College:
"College of Engineering"
26
-
50
of
438
<
1
2
3
4
5
6
7
8
9
10
>
Gallery view
Number of results to display per page
10
25
50
100
200
Sort by Relevance
Sort by Title A-Z
Sort by Title Z-A
Sort by Date Ascending
Sort by Date Descending
Sort by Last Modified Ascending
Sort by Last Modified Descending
Title
Date
Type
Setname
26
Algorithms and methodology to design asynchronous circuits using synchronous CAD tools and flows
2013-12
Text
ir_etd
27
Efficient verification of hazard-freedom in gate-level timed asynchronous circuits
2007
Text
ir_uspace
28
Timed logic conformance and its application
1999
Text
ir_uspace
29
Micro-electro-mechanical-systems-based single-device digital logic gates for harsh environment applications
2013-05
Text
ir_etd
30
Effcient verification of hazard-freedom in gate-level timed asynchronous circuits
2003
Text
ir_uspace
31
Timed circuit verification using TEL structures
2001
Text
ir_uspace
32
Automatic rapid prototyping of semi-custom VLSI circuits using actel FPGAs
1995
Text
ir_uspace
33
Automatic rapid prototyping of semi-custom VLSI circuits using FPGAs
1994
Text
ir_uspace
34
Energy and performance models for clocked and asynchronous communication
2003
Text
ir_uspace
35
Relative timing based verification and design with delay insensitive signal path modeling with application for field programmable gate arrays
2017
Text
ir_etd
36
Organic semiconductor sensors for detecting airborne chemicals
2015
Text
ir_etd
37
A cell set for self-timed design using actel FPGAs
1991
Text
ir_uspace
38
Automated generation of dynamic models for genetic regulatory networks
2019
Text
ir_etd
39
Emerging field-effect transistors for terahertz detection
2019
Text
ir_etd
40
Characterization of aging process in power converters using spread spectrum time domain reflectometry
2012-01-01
Text
ir_uspace
41
Average-case optimized technology mapping of one-hot domino circuits
1998
Text
ir_uspace
42
Average-case optimized technology mapping of one-hot domino circuits*
1998
Text
ir_uspace
43
Automatic synthesis of fast, compact self-timed control
1992
Text
ir_uspace
44
Design automation for integrated optics
2014-08
Text
ir_etd
45
Verification methodologies for fault-tolerant network-on-chip systems
2016-05
Text
ir_etd
46
Materials and device engineering for ultra-wide bandgap β-Ga2O3-Based electron devices: towards energy efficient power electronics
2022
Text
ir_etd
47
Rating an undershot weir
1911
Text
ir_etd
48
Stochastic cycle period analysis in timed circuits
1999
Text
ir_uspace
49
Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions
2002
Text
ir_uspace
50
Modeling and verifying circuits using generalized relative timing
2005
Text
ir_uspace
26
-
50
of
438
<
1
2
3
4
5
6
7
8
9
10
>