Creator | Title | Description | Subject | Date | ||
---|---|---|---|---|---|---|
1 |
![]() | Smith, Kent F. | Automatic rapid prototyping of semi-custom VLSI circuits using FPGAs | We describe a technique for translating semi-custom VLSI circuits automatically, integrating two design environments, into field programmable gate arrays (FPGAs) for rapid and inexpensive prototyping. The VLSI circuits are designed using a cell-matrix based environment that produces chips with densi... | Semi-custom; VLSI circuits | 1994 |
2 |
![]() | Gu, Jun | Fast structured design of VLSI circuits | We believe that a structured, user-friendly, cost-effective tool for rapid implementation of VLSI circuits which encourages students to participate directly in research projects are the key components in digital integrated circuit (IC) education. In this paper, we introduce our VLSI education activ... | VLSI circuits; Rapid implementation | 1988 |
3 |
![]() | Gopalakrishnan, Ganesh | Performance analysis and optimization of asynchronous circuits | Asynchronous/Self-timed circuits are beginning to attract renewed attention as promising means of dealing with the complexity of modern VLSI designs. However, there are very few analysis techniques or tools available for estimating the performance of asynchronous circuits. In this paper we adapt th... | Asynchronous circuits; Performance analysis; Optimization; VLSI circuits | 1994 |
4 |
![]() | Smith, Kent F. | Tiler user's guide | Tiler is a special interactive editor used for designing VLSI circuits using the Path Programmable Logic (PPL) methodology. PPL cells are inserted into a rectangular grid by typing characters that represent the cells. Each available cell will have a character that represents it, but some characters ... | Tiler; Interactive editor; VLSI circuits; Design; Path Programmable Logic; PPL | 1986 |