1 - 25 of 1
Number of results to display per page
CreatorTitleDescriptionSubjectDate
1 Balasubramonian, RajeevReducing the complexity of the register file in dynamic superscalar processorsDynamic superscalar processors execute multiple instructions out-of-order by looking for independent operations within a large window. The number of physical registers within the processor has a direct impact on the size of this window as most in-flight instructions require a new physical register a...Dynamic superscalar processors; Register file; Instruction-level parallelism; Microarchitecture; Reorder buffer2001
1 - 25 of 1