1 - 25 of 9
Number of results to display per page
TitleDateType
1 A DRAM backend for the impulse memory system1998-12-16Text
2 A case for increased operating system support in chip multi-processors2005Text
3 A case for increased operating system support in chip multi-processors2005Text
4 A collective approach to harness idle resources2008Text
5 A characterization of visual feature recognition2003-09-03Text
6 A correctness criterion for asynchronous circuit validation and optimization1992Text
7 A correctness criterion for asynchronous circuit validation and optimization1992Text
8 A cell set for self-timed design using actel FPGAs1991Text
9 A compositional model for synchronous VLSI systems1987Text
1 - 25 of 9