Creator | Title | Description | Subject | Date | ||
---|---|---|---|---|---|---|
1 |
![]() | Carter, John B. | Reducing consistency traffic and cache misses in the avalanche multiprocessor | For a parallel architecture to scale effectively, communication latency between processors must be avoided. We have found that the source of a large number of avoidable cache misses is the use of hardwired write-invalidate coherency protocols, which often exhibit high cache miss rates due to exces... | Consistency traffic; Cache misses; Parallel architecture; Communication latency | 1995 |