UScholar Works
 
Filters: Department: "Electrical & Computer Engineering" Collection: "ir_uspace" Date: "1999"
1 - 25 of 23
Number of results to display per page
CreatorTitleDescriptionSubjectDate
1 Furse, Cynthia M.Microstrip antennas for dielectric property measurementThe measurement of the dielectric properties of materials is of great interest in a variety of applications including measurement of the moisture, fat, salt, or sugar content of grains and food products, measurement of human tissues or artificial phantom materials used to simulate them, and many oth...Moisture content; Grain; Measurement1999
2 Myers, Chris J.Timed circuit synthesis using implicit methodsThe design and synthesis of asynchronous circuits is gaining importance in both the industrial and academic worlds. Timed circuits are a class of asynchronous circuits that incorporate explicit timing information in the specification. This information is used throughout the synthesis procedure to...1999
3 Mathews, V. John; Schlegel, ChristianA blind projection receiver for coded CDMA systemsABSTRACT This paper presents a blind adaptive CDMA receiver that requires no knowledge of the spreading codes, the delays, and the energy of the received signals associated with the interfering users. Our receiver is based on linear interference cancellation and adaptive interference signal subspa...1999
4 Furse, Cynthia M.Hands-on electromagnetics: microstrip circuit and antenna design laboratories at USUNew laboratories for microstrip circuit and antenna design have recently been developed at Utah State University. These laboratories are used to provide hands-on design, fabrication, and testing experience in two senior/graduate level design comes -- ECE 6130 Microwave Engineering and ECE 6170 Anten...Microstrip circuit design laboratories; Antenna design laboratories1999
5 Stevens, KennethTimed logic conformance and its applicationTimed Logic Conformance _x000B_TLC_x000C_ is a bisimulation-style partial order relationship defined over the statespace of Timed Safety Automata _x000B_TSA_x000C_ with real-valued clocks. In contrast to timed simulation. Calculus of Timed Refine- ment _x000B_CTR_x000C_, and Time-Abstracted bisim...1999
6 Tasdizen, TolgaAlgebraic curves that work betterAn algebraic curve is defined as the zero set of a polynomial in two variables. Algebraic curves are practical for modeling shapes much more complicated than conics or superquadrics. The main drawback in representing shapes by algebraic curves has been the lack of repeatability in fitting algebraic...1999
7 Stevens, KennethCAD directions for high performance asynchronous circuitsThis paper describes a novel methodology for high performance asynchronous design based on timed circuits and on CAD support for their synthesis using Relative Timing. This methodology was developed for a prototype iA32 instruction length decoding and steering unit called RAPPID ("Revolving Asynchro...1999
8 Myers, Chris J.Stochastic cycle period analysis in timed circuitsThis paper presents the stochastic cycle period as a performance metric for timed asynchronous circuits. The stochastic cycle period is a sum of weighted delays whose value represents the expected delay of a single cycle in the specification. Each weight denotes the amount of time a delay contribute...1999
9 Myers, Chris J.Verification of delayed-reset domino circuits using ATACSThis paper discusses the application of the timing analysis tool ATACS to the high performance, self-resetting and delayed-reset domino circuits being designed at IBM's Austin Research Laboratory. The tool, which was originally developed to deal with asynchronous circuits, is well suited to the se...1999
10 Myers, Chris J.Stochastic cycle period analysis in timed circuitsThis paper presents a technique to estimate the stochastic cycle period (SCP), a performance metric for timed asynchronous circuits. This technique uses timed stochastic Petri nets (TSPN) which support choice and arbitrary delay distributions. The SCP is the delay of the average path in a TSPN when ...1999
11 Stringfellow, Gerald B.Step structure and ordering in Zn-doped GaInPPresents the results of a study of Zinc dopant effects on both step structure and ordering in GaInP in an effort to further clarify the disordering mechanism. Comparison of the results obtained for Zinc with those reported for tellurium; Experiment; Results; Discussion; Conclusion.Gallium Compounds; Zinc; Ordering1999
12 Mathews, V. JohnEfficient block-adaptive parallel-cascade quadratic filtersAbstract-This brief presents computationally efficient block-adaptive algorithms for quadratic filters employing parallel-cascade realizations of the system model. Parallel-cascade realizations implement higher order Volterra systems using a parallel connection of multiplicative combinations of lowe...1999
13 Myers, Chris J.Direct synthesis of timed asynchronous circuitsThis paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. The synthesis procedure begins with a deterministic graph specification with timing constraints. A timing analysis extracts the timed concurrency and timed cau...1999
14 Myers, Chris J.Architectural synthesis of timed asynchronous systemsThis paper describes a new method for architectural synthesis of timed asynchronous systems. Due to the variable delays associated with asynchronous resources, implicit schedules are created by the addition of supplementary constraints between resources. Since the number of schedules grows exponenti...1999
15 Myers, Chris J.Direct synthesis of timed asynchronous circuitsThis paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. Our synthesis procedure begins with a deterministic signal transition graph specification to which timing constraints can be added. First, a timing analysis ex...1999
16 Mathews, V. JohnEqualization of recursive polynomial systemsAbstract-This letter presents some theorems for the exact and pth-order equalization of nonlinear systems described by recursive polynomial input-output relationships. It is shown that the nonlinear equalizers derived on the basis of this theory have simple and computationally efficient structures. ...1999
17 Mathews, V. JohnSufficient stability bounds for slowly varying direct-form recursive linear filters and their applications in adaptive IIR filtersAbstract-This correspondence derives a sufficient time-varying bound on the maximum variation of the coefficients of an exponentially stable time-varying direct-form homogeneous linear recursive filter. The stability bound is less conservative than all previously derived bounds for time-varying IIR ...1999
18 Stevens, Kenneth; Myers, Chris J.RAPPID: an asynchronous instruction length decoderThis paper describes an investigation of potential advantages and risks of applying an aggressive asynchronous design methodology to Intel Architecture. RAPPID ("Revolving Asynchronous Pentium® Processor Instruction Decoder"), a prototype IA32 instruction length decoding and steering unit, was...1999
19 Stevens, KennethMultirate as a hardware paradigmArchitecture and circuit design are the two most effective means of reducing power in CMOS VLSI. Mathematical manipulations, based on applying ideas from multirate signal processing have been applied to create high performance, low power architectures. To illustrate this approach, two case studies...1999
20 Stevens, KennethRelative timingRelative Timing is introduced as an informal method for aggressive asynchronous design. It is demonstrated on three example circuits (C-Element, FIFO, and RAPPID Tag Unit), facilitating transformations from speed-independent circuits to burst-mode, relative timed, and pulse-mode circuits. Relative ...1999
21 Myers, Chris J.; Stevens, KennethRAPPID: an asynchronous instruction length decoderThis paper describes an investigation of potential advantages and risks of applying an aggressive asynchronous design methodology to Intel Architecture. RAPPID ("Revolving Asynchronous Pentium® Processor Instruction Decoder"), a prototype IA32 instruction length decoding and steering unit, was...1999
22 Stevens, KennethSynthesis of asynchronous control circuits with automatically generated relative timing assumptionsThis paper describes a method of synthesis of asynchronous circuits with relative timing. Asynchronous communication between gates and modules typically utilizes handshakes to ensure functionality. Relative timing assumptions in the form "event a occurs before event b" can be used to remove redundan...1999
23 Furse, Cynthia M.Making a world of difference recruitment of undergraduate students at USUThis paper describes two creative methods that are used to recruit undergraduate students at Utah State University. The fmt is "Engineering State", a four day hands-on immersement in a wide array of engineering disciplines, and the second is a slide show called "Making a World of Difference - Women ...Student recruitment; Undergraduate recruitment; Engineering State1999
1 - 25 of 23