Home
Browse
Ask Us
Chat
Harmful Language Statement
Log in
Institutional Repository
Advanced Search
Year
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
TO
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
Type
Text
111
Format
application/pdf
111
Collection
Computer Science Archive
1
UScholar Works
110
Filters:
Department:
"Computing, School of"
51
-
75
of
111
<
1
2
3
4
5
>
Gallery view
Number of results to display per page
10
25
50
100
200
Sort by Relevance
Sort by Title A-Z
Sort by Title Z-A
Sort by Date Ascending
Sort by Date Descending
Sort by Last Modified Ascending
Sort by Last Modified Descending
Title
Date
Type
Setname
51
Peephole optimization of asynchronous networks through process composition and burst-mode machine generation
1993
Text
ir_uspace
52
Speed without fear: composable self-timed GaAs circuits
1993
Text
ir_uspace
53
ASSASSIN : a CAD system for self-timed control-unit design
1982
Text
ir_uspace
54
PPL quick reference guide (NMOS)
1986
Text
ir_uspace
55
SOAR user's manual
1997
Text
ir_uspace
56
Self-timed design with dynamic domino circuits
2003
Text
ir_uspace
57
psolve: Deciding satisfiability for presburger formulae using automata, rewriting and a model checker
1999
Text
ir_uspace
58
A survey on sensor classifications for industrial applications
1995
Text
ir_uspace
59
A transformational approach to asynchronous high-level synthesis
1993
Text
ir_uspace
60
PPL design examples (NMOS30 Version)
1986
Text
ir_uspace
61
Leveraging 3D technology for improved reliability
2007-12
Text
ir_uspace
62
Transforming an Ada program unit to silicon and verifying its behavior in an Ada environment: a first experiment
1983
Text
ir_uspace
63
Computer aided design
1984
Text
ir_uspace
64
Dynamic reordering of high latency transactions in time-warp simulation using a modified micropipeline
1992
Text
ir_uspace
65
Design and verification of the rollback chip using HOP: a case study of formal methods applied to hardware design
1990
Text
ir_uspace
66
The NSR processor prototype
1992
Text
ir_uspace
67
Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0
2007-12
Text
ir_uspace
68
From process-oriented functional specifications to efficient asynchronous circuits
1991
Text
ir_uspace
69
Self-timed circuits using DCVSL semi-bundled delay wrappers
2005
Text
ir_uspace
70
HDL modeling for analysis and optimization of asynchronous controllers
2005
Text
ir_uspace
71
Translating concurrent programs into delay-insensitive circuits
1989
Text
ir_uspace
72
Low latency workstation cluster communications using sender-based protocols
1996
Text
ir_uspace
73
Visual threads: the benefits of multithreading in visual programming languages
1997
Text
ir_uspace
74
Corpus-based identification of non-anaphoric noun phrases
1999
Text
ir_uspace
75
Cascade: hardware for high/variable precision arithmetic
1989
Text
ir_uspace
51
-
75
of
111
<
1
2
3
4
5
>