1 - 25 of 4
| Creator | Title | Description | Subject | Date | ||
|---|---|---|---|---|---|---|
| 1 |
 |
Gopalakrishnan, Ganesh; Humphrey, Alan Parker; Derrick, Christopher Glade | An integration of dynamic MPI formal verification within eclipse PTP | Our research goals were to verify practical MPI programs for deadlocks, resource leaks, and assertion violations at the push of a button and be able to easily visualize the results. We also sought to integrate these capabilities with the Eclipse IDE via an Eclipse plug-in for the Parallel Tools Plat... | Verification; Graphical User Interfaces; Dynamic Interleaving Reduction; Message Passing; MPI; Multi-core; Eclipse Parallel Tools Platform; Trapeze Interactive Poster | 2010-03-15 |
| 2 |
 |
Mates, Phillip Lopes; Silva, Claudio T. | crowdLabs: a provenance enabled web repository | The National Science Foundation Science and Technology Center for Coastal Margin Observation and Prediction (CMPO) is a multi-institutional center dedicated to coastal margins, which are regions consisting of very productive ecosystems that play an important role in global elemental cycles. CMPO ma... | CrowdLabs; Web repository; Coastal margins; Trapeze Interactive Poster | 2010-03-15 |
| 3 |
 |
Johnson, Robert R. | Patterns of patterns | Purpose of this Poster is to demonstrate that it takes the patterns of values in all the many dimensions to place each patient in the final patterns shown in each of the 5 charts. The final patterns determine the ability of each technology to identify or distinguish patients in each class. It is p... | Gene patterns; Colon cancer; Trapeze Interactive poster | 2010-03-15 |
| 4 |
 |
Chatterjee, Niladrish; Balasubramonian, Rajeev; Davis, Alan L. | Rethinking DRAM design and organization for energy-constrained multicores | DRAM vendors have traditionally optimized for low cost and high performance, often making design decisions that incur energy penalties. For example, a single conventional DRAM access activates thousands of bitlines in many chips, to return a single cache line to the CPU. The other bits may be access... | DRAM power consumption; Data-center power; Multicore memory; Trapeze Interactive Poster | 2010-03-15 |
1 - 25 of 4