Title | Description | Subject | Date | ||
---|---|---|---|---|---|
1 | Synthesis, Verification and Optimization of Systolic Arrays | Systolic arrays are a class of parallel architectures consisting of regular interconnections of a very large number of simple processors, each one operating on a small part of the problem. They are typically designed to be used as back-end. special-purpose devices for computation-intensive processin... | computer architecture; systolic array; VLSI | 1986-12 |