|
|
Creator | Title | Description | Subject | Date |
1 |
|
Mathews, V. John; Schlegel, Christian | A blind projection receiver for coded CDMA systems | ABSTRACT This paper presents a blind adaptive CDMA receiver that requires no knowledge of the spreading codes, the delays, and the energy of the received signals associated with the interfering users. Our receiver is based on linear interference cancellation and adaptive interference signal subspa... | | 1999 |
2 |
|
Zhang, Lixin | A comparison of online superpage promotion mechanisms | The amount of data that a typical translation lookaside buffer (TLB) can map has not kept pace with the growth in cache sizes and application footprints. As a result, the cost of handling TLB misses limits the performance of an increasing number of applications. The use of superpages, multiple adjac... | Superpages; Translation lookaside buffer; TLB | 1999 |
3 |
|
Sloan, Peter-Pike | A painterly approach to human skin | Rendering convincing human figures is one of the unsolved goals of computer graphics. Previous work has concentrated on modeling physics of human skin. We have taken a different approach. We are exploring techniques used by artists, specifically artists who paint air-brushed portraits. Our goal is t... | Human skin | 1999 |
4 |
|
Tasdizen, Tolga | Algebraic curves that work better | An algebraic curve is defined as the zero set of a polynomial in two variables. Algebraic curves are practical for modeling shapes much more complicated than conics or superquadrics. The main drawback in representing shapes by algebraic curves has been the lack of repeatability in fitting algebraic... | | 1999 |
5 |
|
Myers, Chris J. | Architectural synthesis of timed asynchronous systems | This paper describes a new method for architectural synthesis of timed asynchronous systems. Due to the variable delays associated with asynchronous resources, implicit schedules are created by the addition of supplementary constraints between resources. Since the number of schedules grows exponenti... | | 1999 |
6 |
|
Riloff, Ellen M. | Bootstrapping for text learning tasks | When applying text learning algorithms to complex tasks, it is tedious and expensive to hand-label the large amounts of training data necessary for good performance. This paper presents bootstrapping as an alternative approach to learning from large sets of labeled data. Instead of a large quantity ... | Bootstrapping; Text learning algorithms; Seed information | 1999 |
7 |
|
Stevens, Kenneth | CAD directions for high performance asynchronous circuits | This paper describes a novel methodology for high performance asynchronous design based on timed circuits and on CAD support for their synthesis using Relative Timing. This methodology was developed for a prototype iA32 instruction length decoding and steering unit called RAPPID ("Revolving Asynchro... | | 1999 |
8 |
|
Smith, Grant D. | Conformational properties of poly(vinylidene fluoride). A quantum chemistry study of model compounds | The molecular geometries and conformational energies of model molecules of poly(vinylidene fluoride) (PVDF) have been determined from high-level quantum chemistry calculations and have been used in parametrization of a six-state rotational isomeric state (RIS) model for PVDF. The model molecules inv... | Poly(vinylidene fluoride); PVDF; Conformational properties | 1999 |
9 |
|
Riloff, Ellen M. | Corpus-based identification of non-anaphoric noun phrases | Coreference resolution involves finding antecedents for anaphoric discourse entities, such as definite noun phrases. But many definite noun phrases are not anaphoric because their meaning can be understood from general world knowledge (e.g., "the White House" or "the news media"). We have develope... | Corpus-based identification; Non-anaphoric noun phrases; Coreference resolution; MUC-4; Discourse entity; DE | 1999 |
10 |
|
Jacobson, Hans | Design and validation of a simultaneous multi-threaded DLX processor | Modern day computer systems rely on two forms of parallelism to achieve high performance, parallelism between individual instructions of a program (ILP) and parallelism between individual threads (TLP). Superscalar processors exploit ILP by issuing several instructions per clock, and multiprocessors... | DLX processor; Validation | 1999 |
11 |
|
Carter, John B. | Design of a parallel vector access unit for SDRAM memory systems | Parallel Vector Access is a technique that exploits the regularity of vector or stream accesses to perform them efficiently in parallel on a multi-bank memory system. The performance of applications that have vector accesses may be improved using a memory controller that performs scatter/gather oper... | Parallel vector access; SDRAM memory; Multi-bank memory system | 1999 |
12 |
|
Freier, Rodney; Thompson, William B. | Design-space exploration of most-recent-only communication using myrinet on SGI ccNUMA architectures | SGI's current ccNUMA multiprocessor architectures offer high scalability and performance without sacrificing the ease of use of simpler SMP systems. Although these systems also provide a standard PCI expansion bus, the bridging between PCI and SGI's ccNUMA architecture invalidates the assumptions ty... | Most-recent-only communication; Myrinet; SGI; Communications latencies | 1999 |
13 |
|
Myers, Chris J. | Direct synthesis of timed asynchronous circuits | This paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. The synthesis procedure begins with a deterministic graph specification with timing constraints. A timing analysis extracts the timed concurrency and timed cau... | | 1999 |
14 |
|
Myers, Chris J. | Direct synthesis of timed asynchronous circuits | This paper presents a new method to synthesize timed asynchronous circuits directly from the specification without generating a state graph. Our synthesis procedure begins with a deterministic signal transition graph specification to which timing constraints can be added. First, a timing analysis ex... | | 1999 |
15 |
|
Mathews, V. John | Efficient block-adaptive parallel-cascade quadratic filters | Abstract-This brief presents computationally efficient block-adaptive algorithms for quadratic filters employing parallel-cascade realizations of the system model. Parallel-cascade realizations implement higher order Volterra systems using a parallel connection of multiplicative combinations of lowe... | | 1999 |
16 |
|
Mathews, V. John | Equalization of recursive polynomial systems | Abstract-This letter presents some theorems for the exact and pth-order equalization of nonlinear systems described by recursive polynomial input-output relationships. It is shown that the nonlinear equalizers derived on the basis of this theory have simple and computationally efficient structures. ... | | 1999 |
17 |
|
Kuramkote, Ravindra; Carter, John | Exploring the value of supporting multiple DSM protocols in Hardware DSM Controllers | The performance of a hardware distributed shared memory (DSM) system is largely dependent on its architect's ability to reduce the number of remote memory misses that occur. Previous attempts to solve this problem have included measures such as supporting both the CC-NUMA and S-COMA architectures is... | DSM; Controllers | 1999 |
18 |
|
Gopalakrishnan, Ganesh | Formalization and analysis of a solution to the PCI 2.1 bus transaction ordering problem: PVS files | The following PVS files are being put on our technical reports server and are available through anonymous FTP. Look for file "pci_pvs_files.tag.gz" in the TR directory. | Bus transaction; Ordering problem | 1999 |
19 |
|
Furse, Cynthia M. | Hands-on electromagnetics: microstrip circuit and antenna design laboratories at USU | New laboratories for microstrip circuit and antenna design have recently been developed at Utah State University. These laboratories are used to provide hands-on design, fabrication, and testing experience in two senior/graduate level design comes -- ECE 6130 Microwave Engineering and ECE 6170 Anten... | Microstrip circuit design laboratories; Antenna design laboratories | 1999 |
20 |
|
Zhang, Chengqiang | Hardware-only stream prediction + cache prefetching + dynamic access ordering | The speed gap between processors and memory system is becoming the performance bottleneck for many applications, and computations with strided access patterns are among those that suffer most. The vectors used in such applications lack temporal and often spatial locality, and are usually too large t... | Speed gap; Stream prediction; Cache prefetching; Dynamic access ordering | 1999 |
21 |
|
Breaderson, Dean J. | The I3Stick: an inexpensive, immersive, interaction device | Virtual environments require interaction devices that are intuitive and ergonomic, yet capable of many input parameters. Many devices satisfying these requirements can be expensive, difficult to manipulate, and often require the integration of large software libraries with existing applications. We ... | Virtual environments; I3Stick; Interaction devices | 1999 |
22 |
|
Brunvand, Erik L.; Carter, John | Impulse: building a smarter memory controller | Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through configurable physical address remapping. By remapping physical addresses, applications control how their data is ac... | | 1999 |
23 |
|
Riloff, Ellen M. | Information extraction as a stepping stone toward story understanding | Historically story understanding systems have depended on a great deal of handcrafted knowledge. Natural language understanding systems that use conceptual knowledge structures (Schank and Abelson 1977; Cullingford 1978; Wilensky 1978; Carbonell 1979; Lehnert 1981; Kolodner 1983) typically rely on ... | Information extraction; Story understanding | 1999 |
24 |
|
Parker, Steven G.; Hansen, Charles D.; Shirley, Peter S. | Interactive ray tracing for volume visualization | We present a brute-force ray tracing system for interactive volume visualization, The system runs on a conventional (distributed) shared-memory multiprocessor machine. For each pixel we trace a ray through a volume to compute the color for that pixel. Although this method has high intrinsic computa... | Ray tracing; Volume visualization; Isosurfaces; Maximum-intensity projection; Traversal optimizations | 1999 |
25 |
|
Johnson, Christopher R.; Parker, Steven G.; Hansen, Charles D. | Interactive simulation and visualization | Most of us perform data analysis and visualization only after everything else is finished, which often means that we don't discover errors invalidating the results of our simulation until postprocessing. A better approach would be to improve the integration of simulation and visualization into the... | Computational steering; Interactive simulation; Isosurfaces | 1999 |