Towards a verification technique for large synchronous circuits

Update item information
Publication Type Journal Article
School or College College of Engineering
Department Computing, School of
Creator Gopalakrishnan, Ganesh
Other Author Jain, Prabhat; Kudva, Prabhakar
Title Towards a verification technique for large synchronous circuits
Date 1992
Description We present a symbolic simulation based verification approach which can be applied to large synchronous circuits. A new technique to encode the state and input constraints as parametric Boolean expressions over the state and input variables is used to make our symbolic simulation based verification approach efficient. The constraints which are encoded through parametric Boolean expressions can involve the Boolean connectives (-, + , ->), the relational operators (<, <, >, >, =), and logical connectives (A, V). This technique of using parametric Boolean expressions vastly reduces the number of symbolic simulation vectors and the time for verification, thus making our verification approach applicable to large synchronous circuits. Our verification approach can also be applied for efficient modular verification of large designs; the technique used is to verify each constituent sub-module separately, however in the context of the overall design. Since regular arrays are part of many large designs, we have developed an approach for the verification of regular arrays which combines formal verification at the high level and symbolic simulation at the low level(e.g., switch-level). We show the verification of a circuit called Minmax, a pipelined cache memory system, and an LRU array implementation of the least recently used block replacement policy, to illustrate our verification approach. The experimental results are obtained using the COSMOS symbolic simulator.
Type Text
Publisher University of Utah
First Page 1
Last Page 14
Subject Verification; symbolic simulation
Subject LCSH Synchronous circuits
Language eng
Bibliographic Citation Jain, P., Kudva, P., & Gopalakrishnan, G. (1992). Towards a verification technique for large synchronous circuits. 1-14. UUCS-92-012.
Series University of Utah Computer Science Technical Report
Relation is Part of ARPANET
Rights Management ©University of Utah
Format Medium application/pdf
Format Extent 2,264,399 bytes
Identifier ir-main,16390
ARK ark:/87278/s6086pnb
Setname ir_uspace
Date Created 2012-06-13
Date Modified 2015-04-24
ID 704485
Reference URL https://collections.lib.utah.edu/ark:/87278/s6086pnb
Back to Search Results