ILP-based scheduling for asynchronous circuits in bundled-data implementation

Update Item Information
Publication Type Journal Article
School or College College of Engineering
Department Electrical & Computer Engineering
Creator Myers, Chris J.
Other Author Saito, Hiroshi; Jundapetch, Nattha; Yoneda, Tomohiro; Nanya Takashi
Title ILP-based scheduling for asynchronous circuits in bundled-data implementation
Date 2006
Description In this paper, we propose a new scheduling method for asynchronous circuits in bundled-data implementation. The method is based on integer linear programming (ILP) which explores an optimum schedule under resource or time constraints. To schedule descriptions with many operations,our method approximate start times of operations and formulate an ILP based on the approximated start times. Because less numbers of variables and constraints are required compared to the traditional ILP formulation, the schedule of operations is determined in short time preserving the quality of resulting circuit.
Type Text
Publisher Institute of Electrical and Electronics Engineers (IEEE)
Language eng
Bibliographic Citation Saito, H., Jundapetch, N., Yoneda, T., Myers, C. J. & Nanya T. (2006). ILP-based scheduling for asynchronous circuits in bundled-data implementation. International Conference on Computer and Information Technology. September.
Rights Management (c) 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Format Medium application/pdf
Format Extent 134,229 bytes
Identifier ir-main,15006
ARK ark:/87278/s6np2nj3
Setname ir_uspace
ID 703011
Reference URL https://collections.lib.utah.edu/ark:/87278/s6np2nj3
Back to Search Results