Performance analysis and optimization of asynchronous circuits

Update Item Information
Publication Type Journal Article
School or College College of Engineering
Department Computing, School of
Creator Brunvand, Erik L.
Other Author Gopalakrishnan, Ganesh; Kudva, Prabhakar; Akella, Venkatesh
Title Performance analysis and optimization of asynchronous circuits
Date 1994
Description Asynchronous/Self-timed circuits are beginning to attract renewed attention as promising means of dealing with the complexity of modern VZSI designs. Very few analysis techniques or tools are available for estimating their performance. In this paper we adapt the theory of Generalized Timed Petri-nets (GTPN) for analyzing and comparing asynchronous circuits ranging from purely control-oriented circuits to those with data dependent control. Experiments with the GTPN analyzer are found to track the observed performance of actual asynchronous circuits, thereby offering empirical evidence toward the soundness of the modeling approach.
Type Text
Publisher Institute of Electrical and Electronics Engineers (IEEE)
First Page 221
Last Page 224
Language eng
Bibliographic Citation Kudva, P., Gopalakrishnan, G., Brunvand, E. L., & Akella, V. (1994). Performance analysis and optimization of asynchronous circuits. In International Conference on Computer Design (ICCD), 221-4. October.
Relation is Part of ARPANET
Rights Management (c) 1994 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Format Medium application/pdf
Format Extent 424,618 bytes
Identifier ir-main,15761
ARK ark:/87278/s6f76x0d
Setname ir_uspace
ID 705672
Reference URL https://collections.lib.utah.edu/ark:/87278/s6f76x0d
Back to Search Results