Publication Type |
technical report |
School or College |
College of Engineering |
Department |
Computing, School of |
Creator |
Gopalakrishnan, Ganesh |
Other Author |
Fujimoto, Richard M. |
Title |
Design and verification of the rollback chip using HOP: a case study of formal methods applied to hardware design |
Date |
1990 |
Description |
The use of formal methods in hardware design improves the quality of designs in many ways: it promotes better understanding of the design; it permits systematic design refinement through the discovery of invariants; and it allows design verification (informal or formal). In this paper we illustrate the use of formal methods in the design of a custom hardware system called the 'Rollback Chip' (RBC), conducted using a simple hardware design specification language called 'HOP'. An informal description of the requirements of the RBC is first given, followed by a behavioral description of RBC stating its desired behavior. The behavioral description is refined into progressively more efficient designs, terminating in a structural description. Key refinement steps are based on system invariants that are discovered during the design, and proved correct during design verification. The first step in design verification is to apply a program called PARCOMP to derive a behavioral description from the structural description of the RBC. The derived behavior is then compared against the desired behavior using equational verification techniques. This work demonstrates that formal methods can be fruitfully applied to a non-trivial hardware design. It also illustrates the particular advantages of our approach based on HOP and PARCOMP. Last, but not the least, it formally verifies the RBC mechanism itself. |
Type |
Text |
Publisher |
University of Utah |
First Page |
1 |
Last Page |
46 |
Subject |
Rollback chip; Verification; HOP; Hardware design; RBC |
Language |
eng |
Bibliographic Citation |
Gopalakrishnan, G., & Fujimoto, R. M. (1990). Design and verification of the rollback chip using HOP: a case study of formal methods applied to hardware design. 1-46. UUCS-91-015. |
Series |
University of Utah Computer Science Technical Report |
Relation is Part of |
ARPANET |
Rights Management |
©University of Utah |
Format Medium |
application/pdf |
Format Extent |
4,501,107 bytes |
Identifier |
ir-main,16372 |
ARK |
ark:/87278/s6qn6r8j |
Setname |
ir_uspace |
ID |
705487 |
Reference URL |
https://collections.lib.utah.edu/ark:/87278/s6qn6r8j |