Author | Title | Subject | Date | Publication Type | ||
---|---|---|---|---|---|---|
1 |
![]() |
Batchu, Satish | Automatic extraction of behavioral models from simulations of analog/mixed-signal (AMS) circuits | AMS; Analog/mixed-signal; Modeling; Petri-net; Simulation; Verification | 2011-05 | thesis |
2 |
![]() |
Pagariya, Rohit | Direct equivalence testing of embedded software | Compiler testing; Embedded software; Equivalence testing; Verification | 2011-08 | thesis |
3 |
![]() |
Desai, Krishnaji | Symbolic asynchronous hardware protocol verification for compositions with relative timing | BDD; Relative timing; SAT; Symbolic model checking; Timed asynchronous protocol; Verification | 2010 | thesis |