Author | Title | Subject | Date | Publication Type | ||
---|---|---|---|---|---|---|
1 | Manoranjan, Jotham Vaddaboina | Relative timing based verification and design with delay insensitive signal path modeling with application for field programmable gate arrays | Applied sciences; Asynchronous circuits; FPGAs | 2017 | dissertation |