226 - 250 of 257
Number of results to display per page
226 Kasera, Sneha K.; Patwari, NealHigh-rate uncorrelated bit extraction for shared secret key generation from channel measurementsSecret keys can be generated and shared between two wireless nodes by measuring and encoding radio channel characteristics without ever revealing the secret key to an eavesdropper at a third location. This paper addresses bit extraction, i.e., the extraction of secret key bits from noisy radio chan...Wireless networks; Multipath fading; Physical layer; Key generation; Secret keys; Bit extraction2010-01
227 Sobh, Tarek M.A general review, graphical environment, and applications for discrete event and hybrid systems in Robotics and Automation1994
228 Carter, John B.A comparison of software and hardware synchronization mechanisms for distributed shared memory multiprocessorsEfficient synchronization is an essential component of parallel computing. The designers of traditional multiprocessors have included hardware support only for simple operations such as compare-and-swap and load-linked/store-conditional, while high level synchronization primitives such as locks, bar...Hardware locks1996
229 Johnson, Christopher R.Construction of a human torso model from magnetic resonance images for problems in computational electrocardiographyApplying mathematical models to real situations often requires the use of discrete geometrical models of the solution domain. In some cases destructive measurement of the objects under examination is acceptable, but in biomedical applications the measurements come from imaging techniques such as X-r...Human torso model; MRI1994
230 Sobh, Tarek M.A graphical environment and applications for discrete event and hybrid systems in robotics and automationIn this paper we present an overview for the development of a graphical environment for simulating, analyzing, synthesizing, monitoring, and controlling complex discrete event and hybrid systems within the robotics, automation, and intelligent system domain. We start by presenting an overview of di...Intelligent system domain; Graphical environment1994
231 Balasubramonian, RajeevDynamically managing the communication-parallelism trade-off in future clustered processorsClustered microarchitectures are an attractive alternative to large monolithic superscalar designs due to their potential for higher clock rates in the face of increasingly wire-delay-constrained process technologies. As increasing transistor counts allow an increase in the number of clusters, th...Clustered architectures; Microarchitecture; Decentralized cache; Interconnects2003
232 Susarla, Sai R.; Carter, JohnMiddleware support for locality-aware wide area replicationCoherent wide-area data caching can improve the scalability and responsiveness of distributed services such as wide-area file access, database and directory services, and content distribution. However, distributed services differ widely in the frequency of read/write sharing, the amount of conten...Wide-area data caching; Distributed services2004-11-18
233 Bruderlin, BeatDI - An object-oriented user interface toolbox for modula-2 applicationsThe DI dialog interface tool library for Modula-2 applications described in this paper facilitates the design and implementation of graphical, object-oriented user interfaces for workstations with a graphical screen, a mouse and a keyboard. Much emphasis is put on the portability of the application...DI dialog interface tool1990
234 Balasubramonian, RajeevDynamically tunable memory hierarchyThe widespread use of repeaters in long wires creates the possibility of dynamically sizing regular on-chip structures. We present a tunable cache and translation lookaside buffer (TLB) hierarchy that leverages repeater insertion to dynamically trade off size for speed and power consumption on a per...Microarchitecture; High performance microprocessors; Reconfigurable architectures; Energy and performance of on-chip caches; Translation lookaside buffer (TLB); Tunable cache2003-10
235 Fujimoto, Richard M.A shared memory algorithm and proof for the alternative construct in CSPCommunicating Sequential Processes (CSP) is a paradigm for communication and synchronization among distributed processes. The alternative construct is a key feature of CSP that allows nondeterministic selection of one among several possible communicants. Previous algorithms for this construct assume...Shared memory algorithm; Communicating Sequential Processes; CSP1987
236 Yang, Yue; Gopalakrishnan, Ganesh; Lindstrom, Gary E.A generic operational memory model specification framework for multithreaded program verificationGiven the complicated nature of modern architectural and language level memory model designs, it is vital to have a systematic ap- proach for specifying memory consistency requirements that can support verification and promote understanding. In this paper, we develop a spec- ification methodolog...Multithreaded program verification2003
237 Seeley, DonnA tour of the wormOn the evening of November 2, 1988, a self-replicating program was released upon the Internet 1. This program (a worm) invaded VAX and Sun-3 computers running versions of Berkeley UNIX, and used their sources to attack still more computers2. Within the space of hours this program had spread aacross ...Computer worm1989
238 Freire, JulianaBeyond depth-first strategies: improving tabled logic programs through alternative schedulingTabled evaluation ensures termination for programs with finite models by keeping track of which subgoals have been called. Given several variant subgoals in an evaluation, only the fi rst one encountered will use program-clause resolution; the rest will resolve with the answers generated by the f...Alternate scheduling; SLG-WAM; Tabled logic programs1998
239 Pascucci, ValerioCharacterization and modeling of PIDX parallel I/O for performance optimizationParallel I/O library performance can vary greatly in re- sponse to user-tunable parameter values such as aggregator count, file count, and aggregation strategy. Unfortunately, manual selection of these values is time consuming and dependent on characteristics of the target machine, the underlying fi...2013-01-01
240 Zhang, LixinISIM: The simulator for the impulse adaptable memory systemThis document describes ISIM, the simulator for the Impulse Adaptable Memory System. Impulse adds two new features to a conventional memory system. First, it supports a configurable, extra level of address remapping at the memory controller. Second, it supports prefetching at the memory controller. ...ISIM; Impulse Adaptable Memory System; Memory systems1999
241 Berzins, MartinInvestigating applications portability with the Uintah DAG-based runtime system on PetaScale supercomputersPresent trends in high performance computing present formidable challenges for applications code using multicore nodes possibly with accelerators and/or co-processors and reduced memory while still attaining scalability. Software frameworks that execute machine-independent applications code using a ...2013-01-01
242 Jacobson, HansApplication specific asynchronous microgengines for efficient high-level controlDespite the growing interest in asynchronous circuits, programmable asynchronous controllers based on the idea of microprogramming have not been actively pursued. Since programmable control is widely used in many commercial ASICs to allow late correction of design errors, to easily upgrade product ...Asynchronous microgengines; Programmable asynchronous controllers1997
243 Kasera, Sneha K.On fast and accurate detection of unauthorized wireless access points using clock skewsWe explore the use of clock skew of a wireless local area network access point (AP) as its fingerprint to detect unauthorized APs quickly and accurately. The main goal behind using clock skews is to overcome one of the major limitations of existing solutions-the inability to effectively detect Mediu...Clock skews; Unauthorized access; Medium access control; MAC; Address spoofing; Wireless networks; Time Synchronization Function; TSF2010-03
244 Balasubramonian, RajeevScalable, reliable, power-efficient communication for hardware transactional memoryIn a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. This is especially true for a large-scale distributed memory system where multiple transactions may attempt to commit simultaneously and co-ordin...Hardware; Transactional memory; Communication2008
245 Balasubramonian, RajeevIntegrating adaptive on-chip storage structures for reduced dynamic powerEnergy efficiency in microarchitectures has become a necessity. Significant dynamic energy savings can be realized for adaptive storage structures such as caches, issue queues, and register files by disabling unnecessary storage resources. Prior studies have analyzed individual structures and their...Microarchitecture2002
246 Warner, Homer R.Designing a Controlled Medical Vocabulary Server: The VOSER ProjectBiomedical Informatics1994
247 Evans, DavidDisplay of complex three dimensional finite element modelsComplex three dimensional models can be displayed after an automatic generation of a finite element (panel) mapping. although this automatic generation algorithm fails at certain levels of model complexity, the elimination of these failures can be accomplished through user interaction. This report p...Three dimensional models; Finite element models1978
248 Sobh, Tarek M.Autonomous observationWe address the problem of observing an agent?? We advocate a modeling approach for the visual system and its observer where a discrete event dynamic system DEDS framework is developed and events are de ned as ranges on parameter subsets?? The dynamic recursive context for nite state machine...Autonomous observation1992
249 Freier, Rodney; Thompson, William B.Design-space exploration of most-recent-only communication using myrinet on SGI ccNUMA architecturesSGI's current ccNUMA multiprocessor architectures offer high scalability and performance without sacrificing the ease of use of simpler SMP systems. Although these systems also provide a standard PCI expansion bus, the bridging between PCI and SGI's ccNUMA architecture invalidates the assumptions ty...Most-recent-only communication; Myrinet; SGI; Communications latencies1999
250 Slind, Konrad LeeEmerging trends proceedings of the 17th International Conference on Theorem Proving in Higher Order Logics: TPHOLs 2004This volume constitutes the proceedings of the Emerging Trends track of the 17th International Conference on Theorem Proving in Higher Order Logics (TPHOLs 2004) held September 14-17, 2004 in Park City, Utah, USA. The TPHOLs conference covers all aspects of theorem proving in higher order logics ...Theorem proving; Higher order logics2004-08
226 - 250 of 257