|
|
Creator | Title | Description | Subject | Date |
| 1 |
 |
| Scheduling multiprogammed computer systems: an analytical approach | In a multiprogrammed computer system, several jobs are using the facilities of the system at the same time. However, a given facility (or resource) is generally only allocated to one user at a time- But, while working, jobs generate requests for some facilities and liberate other facilities; thus, c... | Multiprogrammed computer system | 1970 |
| 2 |
 |
| Optimal performance of distributed simulation programs | This paper describes a technique to analyze the potential speedup of distributed simulation programs. A distributed simulation strategy is proposed which minimizes execution time through the use of an oracle to control the simulation. Because the strategy relies on an oracle, it cannot be used for ... | Distributed simulation programs | 1987 |
| 3 |
 |
| Re-visiting the performance impact of microarchitectural floorplanning | The placement of microarchitectural blocks on a die can significantly impact operating temperature. A floorplan that is optimized for low temperature can negatively impact performance by introducing wire delays between critical pipeline stages. In this paper, we identify subsets of wire delays tha... | Microarchitectural floorplanning; Wire delays; Floorplanning algorithms; Microprocessor operating temperature; Critical loops; Pipelines | 2006 |
| 4 |
 |
| Efficient instruction level simulation of computers | A technique for creating efficient, yet highly accurate, instruction level simulation models of computers is described. In contrast to traditional approaches that use a software interpreter, this technique employs direct execution of application programs on the host computer. An assembly language pr... | Simulation models | 1987 |
| 5 |
 |
| Graphics applications for grid computing | The first article, "Enabling View-Dependent Progressive Volume Visualization on the Grid" by Alan Norton and Alyn Rockwood describes and evaluates the communication in a progressive, visibility-driven compression scheme for distributing volumetric data from grid resources to volume-rendering clien... | Grid computing | 2003-03 |
| 6 |
 |
| The importance of unknows in Epidemiologic studies | 1. Epidemiologic study data often include omitted/unobtainable responses (unknowns). In most cases, unknowns are eliminated during data-reduction to facilitate analysis. We examined the effect that elimination of unknowns would have on mortality calculations using data on newborns admitted to a newb... | Unknowns; Mortality calculations | 1985 |
| 7 |
 |
| A correctness criterion for asynchronous circuit validation and optimization | We propose a new relation C. called strong conformance in the context of Dill's trace theory, and define B Q A to be true exactly when B conforms to A and the success set of B contains the success set of A. When B C. A, module B operated in module A's maximal environment AM (i.e. B || AM) exhibits a... | Validation; Optimization | 1992 |
| 8 |
 |
| Exploiting eager register release in a redundantly multi-threaded processor | Due to shrinking transistor sizes and lower supply voltages, transient faults (soft errors) in computer systems are projected to increase by orders of magnitude. Fault detection and recovery can be achieved through redundancy. Redundant multithreading (RMT) is one attractive approach to detect and r... | Transient faults; Soft errors; Redundant multithreading; Eager register release; Register file design | 2006 |
| 9 |
 |
| Fred: an architecture for a self-timed decoupled computer | Decoupled computer architectures provide an effective means of exploiting instruction level parallelism. Self-timed micropipeline systems are inherently decoupled due to the elastic nature of the basic FIFO structure, and may be ideally suited for constructing decoupled computer architectures. Fred ... | Decoupled computer; Fred | 1995 |
| 10 |
 |
| Fred: an architecture for a self-timed decoupled computer | Decoupled computer architectures provide an effective means of exploiting instruction level parallelism. Selftimed micropipeline systems are inherently decoupled due to the elastic nature of the basic FIFO structure, and may be ideally suited for constructing decoupled computer architectures. Fred ... | | 1996 |
| 11 |
 |
| Profiling I/O interrupts in modern architectures | As applications grow increasingly communication-oriented, interrupt performance quickly becomes a crucial component of high performance I/O system design. At the same time, accurately measuring interrupt handler performance is difficult with the traditional simulation, instrumentation, or statistica... | | 1999 |
| 12 |
 |
| Sentinels: A concept for multiprocess coordination | The sentinel construct is introduced, which provides a certain syntactic and semantic framework for multiprocess coordination. The advantage of this construct over others is argued to be semantic transparency, efficiency, ease in implementation, and usefulness in verfication. | Sentinels; Multiprocess coordination; Sentinel construct | 1978 |
| 13 |
 |
| Exploring the value of supporting multiple DSM protocols in Hardware DSM Controllers | The performance of a hardware distributed shared memory (DSM) system is largely dependent on its architect's ability to reduce the number of remote memory misses that occur. Previous attempts to solve this problem have included measures such as supporting both the CC-NUMA and S-COMA architectures is... | DSM; Controllers | 1999 |
| 14 |
 |
| Computer aided design | The report is based on the proposal submitted to the National Science Foundation in September 1981, as part of the Coordinated Experimental Computer Science Research Program. The sections covering the budget and biographical data on the senior research personnel have not been included. Also, the sec... | | 1984 |
| 15 |
 |
| Surviving sensor network software faults | We describe Neutron, a version of the TinyOS operating system that efficiently recovers from memory safety bugs. Where existing schemes reboot an entire node on an error, Neutron's compiler and runtime extensions divide programs into recovery units and reboot only the faulting unit. The TinyOS kerne... | | 2009-01-01 |
| 16 |
 |
| Design and validation of a simultaneous multi-threaded DLX processor | Modern day computer systems rely on two forms of parallelism to achieve high performance, parallelism between individual instructions of a program (ILP) and parallelism between individual threads (TLP). Superscalar processors exploit ILP by issuing several instructions per clock, and multiprocessors... | DLX processor; Validation | 1999 |
| 17 |
 |
| Graphical man/machine communications: May 1971 | Final technical report 1 December 1969 to 30 June 1970. | | 1971-05 |
| 18 |
 |
| A characterization of visual feature recognition | Natural human interfaces are a key to realizing the dream of ubiquitous computing. This implies that embedded systems must be capable of sophisticated perception tasks. This paper analyzes the nature of a visual feature recognition workload. Visual feature recognition is a key component of a numb... | Visual feature recognition; Human interfaces | 2003-09-03 |
| 19 |
 |
| Correctness proofs for device drivers in embedded systems | Computer systems do not exist in isolation: they must interact with the world through I/O devices. Our work, which focuses on constrained embedded systems, provides a framework for verifying device driver software at the machine code level. We created an abstract device model that can be plugged... | | 2010 |
| 20 |
 |
| Message passing support in the Avalanche widget | Minimizing communication latency in message passing multiprocessing systems is critical. An emerging problem in these systems is the latency contribution costs caused by the need to percolate the message through the memory hierarchy (at both sending and receiving nodes) and the additional cost of ma... | Avalanche widget; Message passing; Cache coherence; Message copying; Cache miss rates; Computer memory | 1996 |
| 21 |
 |
| The NSR processor | The NSR (Non-Synchronous RISC) processor is a general-purpose computer structured (IS U collection of self-timed blocks that operate concurrently and communicate over bundled data channels in the style of micropipelines [3, 16]. These blocks correspond to standard synchronous pipeline stages such ... | | 1993 |
| 22 |
 |
| OMOS ? An object server for program execution | The benefits of object-oriented programming are well known but popular operating systems provide very few object oriented features to users and few are im plemented using object oriented techniques themselves In this paper we discuss a mechanism for apply ing object oriented programming co... | OMOS; Object server | 1992 |
| 23 |
 |
| Practical advances in asynchronous design | Recent practical advances in asynchronous circuit and system design have resulted in renewed interest by circuit designers. Asynchronous systems are being viewed as in increasingly viable alternative to globally synchronous system organization. This tutorial will present the current state of the art... | | 1997 |
| 24 |
 |
| Practical advances in asynchronous design and in asynchronous/synchronous interfaces | Asynchronous systems are being viewed as an increasingly viable alternative to purely synchronous systems. This paper gives an overview of the current state of the art in practical asynchronous circuit and system design in four areas: controllers, datapaths, processors, and the design of asynchr... | | 1999 |
| 25 |
 |
| Low latency workstation cluster communications using sender-based protocols | The use of workstations on a local area network to form scalable multicomputers has become quite common. A serious performance bottleneck in such "carpet clusters" is the communication protocol that is used to send data between nodes. We report on the design and implementation of a class of communic... | Workstations; Scalable multicomputers; Sender-based; Communication protocols | 1996 |
